## WHAT IS CLAIMED IS:

1	1. A method of delaying a clock signal for a multiple-data-rate interface
2	comprising:
3	receiving a first edge of a first clock signal;
4	generating a first edge of a second clock signal by delaying the first clock signal
5	by a first duration;
6	receiving a next edge of the first clock signal and the first edge of the second
7	clock signal, the next edge of the first clock signal following the first edge of the first clock
8	signal;
9	receiving a third clock signal;
<b>=</b> 10	generating a fourth clock signal by delaying the third clock signal by a second
10	duration; and
12 12	increasing the first and second durations if the first edge of the second clock
<b>≓</b> 13	signal is received before the next edge of the first clock signal, else decreasing the first and
<u> </u>	second durations.
	2. The method of claim 1 further comprising:
1 2 man and ma	2. The method of claim 1 further comprising: storing a data signal when the fourth clock signal transitions from a first logic
<b>2 1 2</b>	level to a second logic level, and storing the data signal when the fourth clock signal transitions
3	from the second logic level to the first logic level.
4	from the second logic level to the first logic level.
1	3. The method of claim 1 wherein the second duration is approximately
2	equal to one-quarter the first duration.
1	4. The method of claim 1 wherein the multiple-data-rate interface is a
1	4. The method of claim 1 wherein the multiple-data-rate interface is a double-data-rate interface.
2	double-data-rate interface.
1	5. The method of claim 1 wherein next edge of the first clock follows the
2	first edge of the first clock by a clock cycle of the first clock.
1	6. A method of delaying a clock signal for a multiple-data-rate interface
1	
2	comprising: receiving a first edge of a first clock signal;
3	receiving a mist edge of a mist clock signar,

	4	generating a first edge of a second clock signal by delaying the first clock signal
	5	by a first duration and dividing the frequency of the first clock signal;
	6	receiving a next edge of the first clock signal and the first edge of the second
	7	clock signal, the next edge of the first clock signal following the first edge of the first clock
	8	signal;
1	9	receiving a third clock signal;
	10	generating a fourth clock signal by delaying the third clock signal by a second
1	11	duration; and
1 1=1	12	increasing the first and second durations if the first edge of the second clock
	13	signal is received before the next edge of the first clock signal, else decreasing the first and
	14	second durations.
		7. The method of claim 6 further comprising:
T.	1	7. The method of claim 6 further comprising: storing a data signal when the fourth clock signal transitions from a first logic
	2	level to a second logic level, and storing the data signal when the fourth clock signal transitions
of the same of the	3	
	4	from the second logic level to the first logic level.
	1	8. The method of claim 6 wherein the second duration is approximately
	2	equal to one-quarter the first duration.
2 112		o The state of the second of the multiple data rate interface is a
	1	9. The method of claim 6 wherein the multiple-data-rate interface is a
	2	double-data-rate interface.
	1	10. The method of claim 6 wherein next edge of the first clock follows the
	2	first edge of the first clock by a clock cycle of the first clock.
	1	11. The method of claim 6 wherein the first clock signal is divided in
	2	frequency then delayed by the first duration.
	1	12. The method of claim 11 wherein the frequency of the first clock signal is
	2	divided in frequency by a value selected from the group consisting of 4, 8, and 16.
	1	13. The method of claim 6 wherein the first clock signal is delayed by the first
	2	duration before its frequency is divided.

Jin. W F

And the state that the first the

6	an up/down counter configured to receive an output from the phase detector; and		
7	a second variable-delay block configured to receive a second clock signal,		
8	wherein the first variable-delay block and the second variable-delay block are		
9	configured to receive an output from the up/down counter.		
1	20. The integrated circuit of claim 19 wherein the first frequency divider is		
2	configured to receive the first clock signal and the first variable-delay block is configured to		
3	receive an output from the first frequency divider.		
1	21. The integrated circuit of claim 19 wherein the first variable-delay block is		
2	configured to receive the first clock signal and the first frequency divider is configured to receive		
3	an output from the first variable-delay block.		
1	22. The integrated circuit of claim 19 further comprising:		
1			
2	a first flip-flop having a clock input configured to receive an output of the first		
3	variable-delay block; and		
4	a second flip-flop having a complementary clock input configured to receive the		
5	output of the first variable-delay block.		
1	23. The integrated circuit of claim 22 further comprising:		
2	a memory configured to receive an output of the first flip-flop and an output of		
3	the second flip-flop.		
1	24. The integrated circuit of claim 22 further comprising:		
2	an synchronous dynamic random access memory configured to receive an output		
3	of the first flip-flop and an output of the second flip-flop.		
1	25. The integrated circuit of claim 19 further comprising:		
2	a third flip-flop coupled between the phase detector and the up/down counter.		
1	26. The integrated circuit of claim 25 further comprising:		
2	a second frequency divider configured to receive the first clock signal to provide a		
3	third clock signal to the up/down counter.		

1	27.	The integrated circuit of claim 19 wherein the integrated circuit is a
2	programmable log	cic device.
1	28.	A computing system comprising:
2	a n	nultiple-data-rate memory; and
3	the	integrated circuit of claim 14 coupled to the multiple-data-rate memory.
1	29.	The computing system of claim 28 wherein the multiple-data-rate memory
2	is a double-data-ra	ate memory.
1	30.	An integrated circuit comprising:
2	a s	eries of circuits comprising:
3		a dividing means for dividing a frequency of a clock signal; and
4		a first delaying means for delaying a clock signal by a first duration,
5	wł	nerein the series of circuits receives a first clock signal and provides a second
6		second clock signal delayed and divided in frequency from the first clock
7	signal;	
8	•	ase detector means for receiving the first and second clock signals, and
9	providing an outp	out;
10	as	second delaying means for delaying a third clock signal by a second duration;
11	and	
12	ad	justment means for increasing or decreasing the first and second durations
13	based on the outp	out of the phase detector means.
1	31	. The integrated circuit of claim 30 wherein the series of circuits provides
2	the second clock	signal by first dividing the frequency of the first clock signal.
1	32	2. The integrated circuit of claim 31 wherein the frequency of the first clock
2	signal is divided	by a value selected from the group consisting of 4, 8, and 16.
1	33	3. The integrated circuit of claim 30 wherein the series of circuits provides
2	the second clock	signal by delaying the first clock signal before dividing its frequency.